CURRICULUM VITAE

NAME

Phone: +91 99XXXXXXX
Email: [redacted]@gmail.com

Objective:

Seeking acquiescence to confer a Master degree from a reputed university to enhance my knowledge and qualification

Summary:

- Currently studying in 7th semester of Telecommunication Engineering in R. V. College of Engineering, Bangalore.
- Interned at Cerium Systems on implementing an I2C Bus using SystemVerilog.
- IEEE paper published at the 3rd International Conference I4C 2018, MSRIT.
- Good analytical and communication skills.
- Have worked on various projects.

Educational Qualification:

Sl no.	Course	Institution	Board/University	Year	CGPA/Percentage
1.	Bachelor of Engineering Telecommunication Engineering	R. V. College of Engineering	Visvesvaraya Technological university	2015-2019	8.26 CGPA
2.	Pre University Education	Chethana PU College	Karnataka State Board	2014-2015	85.5%
3.	10th Grade	Sri Sri Ravishankar Vidya Mandir	C.B.S.E	2012-2013	9 CGPA

Areas of Interest:

- CMOS circuits, VLSI and ASIC.
- Embedded Systems.
- Cognitive Radio and Software Defined Radio.

Course Done:

- Courses on Software Defined Radio, Optimization Techniques for Digital VLSI Design, Switching Circuits and Logic Design from NPTEL (ongoing).
- Android N developer course from Udemy.
- Python Course from Udemy.
- Deutsch Course: Cleared A1 level of The German language from Goethe Institute Max Mueller Bhavan.

Academic Projects:

- Project 1-Design of Low Power and High-Speed 16-bit Square Root Carry Select Adder using Adiabatic Logic. Tool: Cadence Virtuoso and Spectre Circuit Simulator:
  A low power and high-speed 16-bit adder were constructed using different adiabatic logic. The designed adder consumed 68% lesser power at 1 GHz in comparison to Static CMOS adder.

- Project 2-Design of a 4x4 Crossbar Switch using Verilog. Tool: Xilinx ISE Design Suite: A simple 4x4 Crossbar switch was implemented in Verilog and was simulated using Xilinx ISE Design suite.
- Project 3- Simulation of a CLA using Verilog HDL. Tool: EDA Playground
  Simulated a Carry-Lookahead adder which is a fast-parallel adder that reduces the propagation delay. In this design, the carry logic over fixed groups of bits of the adder is reduced to two-level logic.
- Project 4- Design of a Reconfigurable Antenna for Cognitive Radio applications. Tool: HFSS: Designed and simulated an E-shaped patch antenna using HFSS. This design was used in the application of cognitive radio systems.

Research Credentials:

- Published a paper on "Design of Low Power and High-Speed Square Root Carry Select Adder using Adiabatic Logic" in Proceedings of the IEEE International Conference on Circuit, Control, Communication, and Computing, Bangalore 2018.
- Participated and presented the above-mentioned paper in IEEE 3rd International Conference I4C, held at MSRIT, Bangalore 2018.
- Working on Providing Low power circuits using Adiabatic Logic (ongoing).

Internships:

- Participated in the internship training at Cerium Systems on I2C Bus implementation using SystemVerilog.

Computer/Software/Technical Skills:

- Languages: C, VHDL, Verilog HDL, MATLAB, Python (Beginner).
- Software Tools: Cadence Virtuoso, LabVIEW, PSpice, MATLAB, Solid Works, Xilinx (HDL), FL Studio, Adobe Photoshop.

Extra-Curricular Activities:

- Music Composer:
  Worked on background score for numerous short films, and composed 20 originals and remixes.
- CARV Access RVCE:
  Head of Sound Design and Music Department in the Film making club of RVCE. Worked on the production of many short films and also have participated in many film making competitions including India Film Project (Asia's Largest Content Creation Festival).
- 8th-mile RVCE:
  Worked in various departments such as publicity, sponsorship and hospitality. The event created a footfall of more than 30,000 students, the highest ever in Bangalore.
- Rotaract RVCE:
  Volunteered for a door to door newspaper collection campaign along with 800 volunteers. The raised money was used for providing education to children at Nele Foundation Bengaluru.
- Captain of the college volleyball team in Chethana PU College (DLCY).
- Led the Schoolhouse and coordinated events for an academic year.
- Led the house to win the Sports Championship Award.

DECLARATION

I hereby declare that the above-furnished details are true to the best of my knowledge.

NAME